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ABSTRACT
A new technique to reduce the influence of metallic carbon nanotubes (CNTs) relevant for large-scale 
integrated circuits based on CNT-nanonet transistors is proposed and verified. Historically, electrical 
and chemical filtering of the metallic CNTs have been used to improve the ON/OFF ratio of CNT-nanonet 
transistors; however, the corresponding degradation in ON-current has made these techniques somewhat 
unsatisfactory. Here, we abandon the classical approaches in favor of a new approach based on relocation of 
asymmetric percolation threshold of CNT-nanonet transistors by a technique called “striping”; this allows 
fabrication of transistors with ON/OFF ratio >1000 and ON-current degradation no more than a factor of 2. We 
offer fi rst principle numerical models, experimental confi rmation, and renormalization arguments to provide a 
broad theoretical and experimental foundation of the proposed method.
Introduction
Since the year 2000, there have been many reports of 
a new class of devices called nanonet network thin-
film transistors (NN-TFTs), whose channel material 
is composed of nanocomposites of carbon nanotubes 
(CNTs) or Si/ZnO nanowires (NWs) (Figs. 1(a) and 
1(b)) [1 11]. It has often been suggested that this 
technology might be a higher performance alternative 
to now-dominant amorphous silicon (a-Si) and poly-
silicon (poly-Si) technologies for applications in 
flexible electronics, transparent displays, etc. While 
the progress has been rapid especially for CNT NN-
TFTs, evolving from single resistors to RF transistors 
within a span of few years there has been a 
persistent perception that large scale integration of 
CNT NN-TFT technology will be challenging (if not 
impossible) due to “contamination from metallic 
tubes” [12, 13]. 
It is well known that in a typical ensemble of 
CNTs, approximately two-thirds of the tubes are 
semiconducting and one-third metallic [14]. Since 
the conductivity of the metallic tubes cannot be 
controlled by gate voltage, the ON/OFF ratio of short 
channel transistors where a proportionate fraction 
of both metallic and semiconducting tubes bridge 
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the source (S) and drain (D) directly cannot exceed 
~3. This ratio is unacceptably small for large scale 
integration of transistors that demand an ON/OFF 
ratio of at least ~103 104.  Such high ON/OFF ratio 
is possible for longer channel CNT NN-TFTs where 
individual tubes do not thread the S/D directly, so 
that carriers must percolate from source to drain by 
hopping through a percolating path of a network 
of sticks. As long as the percolation threshold (DP , see 
Fig. 1(c)) is smaller than the density of CNTs (DCNT) 
but larger than that of the metallic tubes (DM), all 
percolation paths from S/D must involve the at least 
one semiconducting segment. Gate modulation of 
this “weakest-link” ensures high ON/OFF ratio. 
There are however three specific challenges to 
this approach of ensuring high ON/OFF ratio for 
all transistors in an integrated circuit (IC): First, 
the requirement that DM<DP<DCNT dictates use of 
relatively low-density nets with correspondingly 
reduced ON-currents. Second, since an IC typically 
includes transistors of various channel lengths (LC), 
widths (WC), and stick length (Lstick) and since the 
finite size percolation threshold depends on LC, WC, 
and Lstick (i.e., DP = f(WC, LC, Lstick)) [15],  ensuring 
DM<DP<DS requires LC- and WC- specific tailoring of 
Lstick for every group of transistors. Otherwise, the 
shift in DP could violate DM<DP<DS and degrade the 
ON/OFF ratio to unacceptably low values.  Even if a 
combination of such stick lengths could be produced, 
solution processing precludes delivery of tubes of 
specific lengths to specific transistors. Third and 
fi nally, Lstick of CNTs produced by classical techniques 
is not monodisperse and the inherent statistical 
distribution of Lstick in as-processed CNTs translates 
to a statistical distribution of DP in various transistors 
across the IC. Once again, the distribution of DP 
enhances the probability of accidental shorts in one 
of the many transistors in the IC [13], which would 
render the entire IC non-functional. 
To solve this “metallic-contamination” issue 
and to address the three limitations of NN-TFTs 
discussed above, researchers have developed 
several “purification” techniques to ensure DS/DM 
>> 2 [16]. Briefly, these techniques include removal 
of metallic CNTs (m-CNTs) by chemical [17] or 
mechanical means prior to device fabrication [18] 
or in situ resistive [12, 19] and inductive filtering of 
the m-CNTs after fabrication of the transistors [20]. 
There is a debate whether chemical fi ltering modifi es 
the properties of remaining semiconducting CNTs 
(s-CNTs), because device properties of such purifi ed 





Figure 1   (a) Schematic illustration showing the CNT nanonet thin fi lm 
transistor. (b) SEM images of the network before and after striping. The 
stripes are etched using the oxygen plasma process. The scale bar in 
both SEM images is 5 µm. (c) Nanonet with density (DCNT) higher than 
the percolation threshold (DP), but m-CNT density (DM) less than DP. The 
right panel is a plot of conductance (σ) vs density (DCNT) illustrating 
various densities. The conductance is negligible if the density is below 
percolation density. (d) Nanonet with DCNT > DM > DP. (e) Striped 
nanonet obtained from that in (d). As the striping breaks conducting 
paths, the entire solid curve in the right panel shifts to the dotted curve
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other hand, both resistive and inductive filtering 
has been shown to degrade ON-current signifi cantly 
(because the protocol burns at least some s-CNTs 
along with m-CNTs) [20]. Moreover, it is not clear if 
the technique is scalable because while it is possible 
to burn m-CNTs in individual transistors by turning 
off the s-CNTs by gate bias and by adjusting the 
drain voltage, it is not clear how to translate this 
protocol to an IC confi guration where the electrodes 
are interconnected and there is only a limited access 
to individual transistors.  
In this paper,  we describe the theory and 
demonstration of a new in situ technique called 
“striping” that simultaneously addresses the three 
concerns of “metallic contamination” discussed 
above. This method also been recently used to 
demonstrate the first practical medium scale circuit 
using NN-TFTs [1]. Striping is based on the idea 
that instead of reducing DM to address the “metallic 
contamination” problem, one might alternatively 
tailor DP for individual transistors to solve the 
problem of ON/OFF ratio. In simple terms, since 
DP~k/L
2
stick [22] (where k is a constant), DP can be 
modified by tailoring Lstick. This modification of DP 
cannot be done prior to fabrication of the devices, 
because each LC requires a different Lstick, as discussed 
above. This modification is also difficult to achieve 
after device fabrication, because one cannot possibly 
fi nd and cut to size all the randomly oriented tubes 
after fabrication. Striping resolves this dilemma by 
recognizing that percolation theory requires that Lstick 
in the expression for DP refers to effective tube length 
and so long as the “average” tube-length〈Lstick , eff〉is 
reduced by any means, the in situ transistor-specifi c 
modification of percolation threshold can be easily 
achieved. 
Briefly, the technique of striping involves the 
procedure shown in Fig. 1(a). Given a high-density 
CNT network of a given LC, Lstick , and DS/DM, striping 
involves defining specific channel width (Wstripe) in 
strips. Striping reduces Lstick of a fraction of tubes near 
the stripe, which in turn translates into an overall 
reduction in effective〈Lstick,eff〉in the channel. This 
procedure as we have mentioned before allows 
transistor-specifi c modulation in DP of the transistors. 
Intuitively speaking, in a transistor with a density of 
tubes above the percolation threshold (see Fig. 1(d)), 
there are many parallel paths carrying current from 
source to drain.  In the striping method, the goal is 
to break these paths (Fig. 1(e)) by using fi nite stripes 
for individual transistors. Note that striping not only 
solves the LC-specific percolation problem, but also 
reduces the intrinsic process-induced fluctuation of 
DP due to the distribution of Lstick. The reduced spread 
of DP reduces the chances of accidental shorting of 
S/D in large scale ICs. 
It is obvious from the above discussion that the 
critical element of the striping is the definition of 
stripe width Wstripe as a specific function of LC, Lstick, 
and DCNT. Below we use the stick percolation model 
to develop a prescription for Wstripe and then validate 
our predictions by systematic experiments. 
1. Theoretical models and summary of the 
fabrication process
We constructed a sophisticated first principles 
numerical stick percolation model for NN-TFTs by 
generalizing the random-network theory which 
has been described in several earlier publications 
[8, 22, 23]. Briefly, the model randomly populates 
a two-dimensional (2-D) grid by sticks of fixed 
length (Lstick) and random orientation (σ ), and 
determines the ON-current ION through the network 
by solving the percolating electron transport 
through individual sticks. In contrast to classical 
percolation of homogenous sticks, the NN-TFT is a 
heterogeneous network:  as noted above, one-third of 
the CNTs are metallic and remaining two-thirds are 
semiconducting. Since LC and Lstick are much larger 
than the phonon mean free path, linear-response 
transport within individual stick segments of this 
random stick-network system is well described by 
drift-diffusion theory [8]. Also, small source drain 
voltage (VSD) and gate valtage (VG) obviate the need 
to solve the Poisson equation explicitly.
The key difference between the previously 
published models and the model used in this 
paper is this: Typically the width of the simulation 
domain is much smaller than the actual width of the 
transistors. Previously, this necessitated the use of 
periodic boundary conditions (PBC) for all sticks that 
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crossed the edge of the transistors. Finite width Wstripe 
related effects are fundamental to the operation of the 
transistors produced through striping and as such 
these transistors can no longer be treated by PBC. 
Instead, we use refl ecting boundary conditions (RBC) 
for the potential and charge for all sticks that are “cut” 
by stripe lines to simulate the performance of striped 
NN-TFTs. 
In order to validate the theory of striping, we 
fabricated arrays of SWNT TFTs with various 
combinations of LC, Wstripe, and tube density (DCNT). 
Uniform SWNT thin films were first synthesized by 
the chemical vapor deposition method on SiO2 (100 
nm) Si wafers. The tube density was controlled by 
adjusting the dilution ratio of the catalyst solution. 
Source/drain electrodes were patterned by the lift-
off method with standard photolithography and 
electron-beam evaporation. Each device was isolated 
through oxygen reactive ion etching (RIE) while CNTs 
in the channel region were protected by a patterned 
layer of photoresist. Either phase-shift lithography 
or photolithography generated photoresist stripes, 
with variable Wstripe, aligned to the electron transport 
direction of each TFT. Subsequent oxygen RIE 
removed CNTs in the exposed area and transformed 
the stripe pattern to an underlying nanonet network 
as shown in Fig. 1(b). Removing the photoresist 
layer by acetone soaking completed the device 
fabrication process. The measurements of device ON-
current and ON/OFF ratio were carried out in air, 
using a semiconductor parameter analyzer (Agilent, 
4155C). Details of the methods of fabrication and 
characterization are described in detail elsewhere [24]. 
2. Results and discussion
Figure 2 shows the simulation results for ON-current 
(ION) and ON/OFF ratio of striped transistors for 
various widths, channel lengths, and stick lengths, 
plotted against the scaling variables Wstripe/Lstick 
and LC/Wstripe, respectively.  The nanonets have 
several intermingled parallel paths and the stripes 
break some of them depending on the stripe width 
decreasing both ON- and OFF- currents. Figure 2(a) 
shows that for a given channel length, the decrease 
in ON-current is relatively minor approximately a 
factor of two as the Wstripe/Lstick is reduced from 15 to 
0.3. The relatively benign effect on the ON-current 
of striping should be compared with about an order 
of magnitude reduction in the ON-current due to 
electrical filtering methods [12, 19]. Experimental 
results for transistors with the same dimensions are 
plotted in Fig. 2(b) and these measurements validate 
the scaling predictions from the percolation theory 
remarkably well. 
Obviously, high ON-current is of little value if 
the ON/OFF ratio is not improved simultaneously. 
Figure 2(c) plots the ON/OFF ratio as a function of 
the scaling variable LC/Wstripe, the channel length 
normalized by the width (Wstripe), which is the 
Figure 2    Variation in (a) simulated and (b) experimental ON-current (ION) 
with effective stripe width (Wstripe / Lstick) for tube density DCNT= 40/µm
2 
and effective channel length LC / Wstripe=15. The ON-current decreases as 
the stripe width is reduced as more and more intersecting parallel paths 
are broken. The simulations match the experiments quite well. Variation 
in (c) experimental and (d) simulated ON/OFF ratio with effective channel 
length LC /Wstripe for various values of effective stripe width Wstripe / Lstick for 
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effective stick length after the striping. The different 
curves are for different Wstripe/Lstick. At large widths 
with Wstripe/Lstick >~1, the ON/OFF ratio is small, 
because in a wide device (compared to the stick 
length), there is always a finite probability that a 
metallic subnetwork would be able to bridge the 
S/D directly. Only a negligible fraction of the tubes 
is affected by striping and the length of the sticks 
after striping〈Lstick ,eff〉is hardly suppressed by this 
process. As such DP does not change appreciably and 
the ON/OFF ratio remains pegged at small values 
(~10), as seen in the black and green curves in Fig. 
2(c). On the other hand, for Wstripe/Lstick <1, the many 
cross-bridging percolation paths are interrupted, 
and the probability of an all-metallic subnetwork 
threading the S/D is reduced. Thus, the striping 
process pushes the percolation threshold into the DM 
DCNT interval, i.e., DM <DP <DCNT, with a corresponding 
dramatic increase in the ON/OFF ratio (Fig. 2(c), 
red and blue curves). However, if the channel length 
remains small (i.e., LC/Wstripe <5) only a few sticks are 
needed to bridge S/D. A metallic subnetwork can 
still bridge the S/D with fi nite probability when the 
ON/OFF ratio is small (<102) as shown in Fig. 2(c). 
Figure 2(d) shows the corresponding experimental 
results and they match the simulation results closely. 
Obviously, there are many practical technological 
challenges that have to be solved before this 
methodology can be widely adopted. In this paper, 
we set out to explore the fundamentals of the 
technique so that the trade-offs and scaling issues of 
the methodology become well-documented.  Having 
said that, let us briefly suggest some options: The 
average tube length can be adjusted via controlling 
the CVD synthesis parameters, e.g., catalyst species 
and growth time duration. In addition, since Wstripe 
can be reduced to tens of nanometers, which is 
solely defi ned through lithography, the requirement 
of LC/Wstripe >10 can generally be satisfied without 
sacrificing LC through adjusting Wstripe (even if Lstick 
cannot be adjusted effectively). 
To explore the predictions discussed above, a 
large number of devices with various LC, Wstripe, and 
DCNT were fabricated and characterized. Despite 
all the idealization inherent in the model and its 
inability to mimic the details of the physical process, 
once plotted against the scaled variables identifi ed by 
theory (Wstripe/Lstick), the experimental results for the 
ON/OFF ratio of the corresponding transistors (Fig. 
2(b)) support the theoretical trends almost exactly, 
showing very similar trends in ON/OFF ratio to 
those anticipated by the theory. 
3. Optimization and generalization
The wide ranging simulation and measurement 
data discussed above suggest that the condition for 
excellent ON/OFF ratio and good ON-current is 
possible with striping provided that Wstripe/Lstick ~1 
and LC/Wstripe >10. Specifically, for example, for a 
technology with 5 μm design rules, i.e., LC ≥ 5 μm, 
stripe separation should be ~0.5 μm, and the CNT 
length should be chosen as ~0.5 μm to ensure high 
yield ICs. 
To complete the discussion on optimization of the 
striping method, let us briefl y discuss the fl uctuation 
in the tube density DCNT, which plays an important 
role in determining the device performance (Fig. 
3) and device-to-device fluctuations (Fig. 4). A 
higher density network with lower LC is desired 
for higher ON-current, although an increased 
probability of all metallic paths decreases the 
ON/OFF ratio of the device. Figure 3 shows the 
simulation and experimental results for ON-current 
and ON/OFF ratio as a function of tube density 
for different stripe widths. Note that the ON-
current has linear dependence on density for the 
higher density networks shown in Fig. 3. Note that 
the average tube length is difficult to control for 
a random CNT network and we have normalized 
the results with respect to the average tube length 
[22]. Figures 3(a) and 3(b) show that the ON-
current has a linear dependence on density. This is 
expected for a network with densities much higher 
than percolation threshold. The increased density 
causes a larger number of percolating paths. These 
simulations can be used to optimize the device 
parameters such as density (DCNT), channel length 
(LC), and stripe width (Wstripe), given the required 
constraints on the device performance. The ON/
OFF ratio decreases with higher tube density and is 
found to be appreciably high (>103) for all densities 
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if Wstripe/Lstick <1 and if the channel length is at least 
10 times the width of the transistor. The ON/OFF 
ratios of these devices depend mainly on the fraction 
of useful (>103) devices, e.g., a single metallic path 
in a total of 100 paths can signifi cantly decrease the 
ON/OFF ratio of the device to ~100. In Figs. 3(c) and 
3(d) we see that the ON/OFF ratio 
decreases monotonically with the tube 
density. Higher densities increase the 
probability of an all metallic path, 
decreasing the ON/OFF ratio. Also, 
lower striping widths (Wstripe/Lstick) 
have a larger chance of cutting an all 
metallic path, hence the ON/OFF ratio 
is higher for lower Wstripe/Lstick.
D u e  t o  s t a t i s t i c a l  n a t u r e  o f 
nanonet-TFTs (and by analogy to the 
random dopant fluctuation issue in 
classical complementary metal oxide 
semiconductor (CMOS) devices), we 
expect some variation in ON-current 
from one transistor to next. Apart 
from issues related to average ON-
current and ON/OFF ratio discussed in 
relation to Fig. 3, the fl uctuation in the 
ON-current and ON/OFF ratio must 
also be within acceptable limits for 
practical large scale IC design. Figure 
4(a) shows the variation in normalized 
standard deviation (NSD) for the ON-
current (normalized with respect to the 
average ON-current) with tube density 
for various values of Wstripe/Lstick. The 
variation in ON-current is due to the 
variation in the number of connecting 
paths from S/D. Devices with lower 
numbers of connecting paths are 
affected far more by these variations 
than devices with higher numbers 
of connecting paths. In the devices 
with higher numbers of connecting 
paths, the variation reduces due to 
an averaging effect. The standard 
deviation in Fig. 4(a), shows two trends 
consistent with this argument. Firstly, 
the standard deviation increases for 
lower tube densities. Secondly, striping with smaller 
Wstripe/Lstick leads to fewer connected paths (Fig. 
3(a)) which causes higher standard deviations. For 
unstriped devices of large width, NSD is small (~0.05) 
which means only about 5% 10% variation in ON-
current between different transistors. Figure 4(a) 
Figure3   Plots of (a), (c) simulated and (b), (d) experimental ON-current (ION) and ON/
OFF ratio vs tube density DCNT as a function of normalized stripe widths Wstripe/Lstick. The 
normalized channel length LC/Lstick is held fi xed at 25 for the simulations. The tube density 
plays an important role in determining the device performance. Note that the simulated 
curves for ON-current and ON/OFF ratio are statistical averages of 200 transistors. While 
the sample size is adequate for almost all simulations, the slight non-monotonicity of the 
ON/OFF ratio (b) at Wstripe /Lstick=0.5 and at lower densities (25 30) is most likely an artifact 
of fi nite sample size
（a） （b）
（c） （d）
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Figure 5   (a) Schematic showing transition of channels from 1-D to 2-D with width 
i. Random sections of the grid are occupied (black) with a probability of 0.5 (bond 
percolation threshold for an infi nite 2-D network). The percolation threshold in fi nite width 
samples is defi ned by the condition that one certain occupation probability of the grid 




Figure 4    (a) Plot of normalized standard deviation of ON-current (ION) vs tube density for 
various Wstripe/Lstick. Here, LC = 25 µm. The normalized standard deviation is high for lower 
density and smaller Wstripe/Lstick. (b) Fraction of samples with high ON/OFF ratio as a function 
of tube density for various Wstripe/Lstick
（a） （b）
shows that  NSD values do change with striping; 
however, as long the design rule (i.e., Wstripe/Lstick 
~1) is followed; specifically, provided Wstripe/Lstick 
= 1 1.25, NSD variation remains 
essentially unchanged with respect 
to the unstriped transistors (5%
10%) even in the unlikely scenario of 
50% fl uctuation in the original target 
density of 25 sticks/μm2.
The importance of following the 
design rule of Wstripe/Lstick ~1 is further 
illustrated in  Fig. 4(b) which shows 
the fraction (fON/OFF) of devices with 
high (>103) ON/OFF ratios for various 
densities. It is clear that striping 
reduces the sensitivity of the ON/OFF 
ratio to fluctuations in tube density. 
Indeed, while for Wstripe/Lstick>1, fON/OFF 
decreases monotonically with density, 
when Wstripe/Lstick <1,  fON/OFF is close 
to 1, i.e., approximately 100% of the 
transistors have high ON/OFF ratios, 
even with 20% 50% variation in the 
target tube density of 25 sticks/μm2.
The numerical simulation and 
experimental confi rmation of the scaling 
relationship above provide simple, 
intuitive guidelines for transistor scaling. 
Before we conclude, however, let us 
offer a simple renormalization argument 
of the above scaling relationship so 
as not to obscure the physical basis of 
asymmetric percolation that underlies 
the robustness and generality of the 
striping technique. Understanding the 
renormalization argument may also 
allow development of other techniques 
that achieve the same result, without 
following the specific prescription 
proposed in this paper. 
The reason striping allows an 
easy manipulation of the percolation 
threshold is because a finite stripe 
allows tailoring of the percolation 
threshold in between that of a 1-D chain 
of resistors (DP=1) and a 2-D resistor 
network (DP=0.5). The precise value of DP for a finite 
width resistor on a square lattice is obtained from the 
recurring renormalization condition that (see Fig. 5) [15]
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                 DP,i=
5
p,i+1-5D4p,i+1+2D3p,i+1+2D2p,i+1
where DP,j is the percolation threshold of the resistor 
of width 2j and length N. Assuming DP,1 →1 for a 
quasi-1-D conductor, the solution of the recurrence 
relationship (DP,1 →DP,2 →DP,3 →DP,4 …→DP,a, etc.) 
as plotted in Fig. 5(b) shows a dramatic transition 
in percolation threshold from 1 to 0.5 as width of 
the resistor (i.e., stripe width) passes through a 
critical value. Moreover, for a lattice whose elements 
are filled with probability, DP,i the condition of 
conductivity, scaling  requires that [15] 
Here σi is the conductance of the network with width 
2i and percolation threshold DP,i. The presence of the 
“2” in the denominator of the left-hand side represents 
the factor of two renormalizations of the network at 
successive levels. For very wide transistors, a factor 
of two scaling of transistor width scales the current 
by 2μ/υ~ 2 ×1.93 = 3.86, as expected from the 2-D 
conductivity exponent [25]. However, as the width of 
the transistor is reduced, many of the percolation paths 
are broken and the 2-D conductivity exponent reduces 
from 1.93 to 1; in other words, current scales linearly 
with conductor width. This procedure explains how 
the factor of two reductions in the ON-current due to 
striping (Figs. 2(a), 3(a), and 5(c)) is a consequence of 
the fi nite-size percolation threshold and is not specifi c 
to the particular network or simulation model being 
discussed. 
4. Conclusions
In summary, we have provided a theory of a highly 
effective alternative method called striping to increase 
the ON/OFF ratio of a CNT NN-TFT without 
significantly reducing the per-width ON-current. 
Compared to traditional techniques of increasing 
ON/OFF ratio like electrical or chemical fi ltering, the 
in situ method appears scalable and versatile, and 
appropriate for large scale integrated circuits. Both 
theory and experiments suggest that if the stripe 
width is so defi ned that Wstripe/Lstick <1 and LC/Wstripe 
>10, high ON/OFF ratio and high ON-current are 
easily ensured. Note that reduction in Wstripe/Lstick 
signifi cantly below unity may not be acceptable from 
the point of view of parameter fluctuation (Fig. 4) 
and may otherwise have to be managed by various 
fluctuation-resilient circuit techniques.  Apart from 
the numerical simulation and experimental results, 
our renormalization argument suggests that this 
technique is really a general approach, fundamentally 
rooted in the asymmetric percolation threshold of 
heterogeneous networks. 
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